Power gating is a very effective technique to reduce the subthreshold leakage by using sleep transistors to turn off the functional blocks or cells when they are not used. When the sleep transistors are turned on, the power grid may experience a huge current surge which may violate the integrity of the power grid. This paper addresses this problem by formulating the wakeup scheduling of sleep transistors as an exact mixed integer linear program (MILP). Since the resulting MILP is -hard, we propose a very efficient yet near optimal algorithm by successively relaxing the MILP to a sequence of linear program (LP) problems. The results obtained on the ISCAS benchmarks indicate that our proposed algorithm obtains a near optimal solution with a speedup of 15× on average compared to the MILP. The proposed algorithm has a runtime complexity which is linear in practice.
INTRODUCTION
As technology scales, the supply voltage (V DD ) needs to be scaled down since it has a quadratic relationship with the dynamic power. But scaling down V DD alone results in loss of performance. One way to maintain performance, is scaling down both V DD and V T . 1 However, scaling down V T exponentially increases the subthreshold leakage current. One of the techniques to reduce subthreshold leakage is power gating. Power gating is a circuit technique in which a sleep transistor is inserted between the functional block and ground. The feasibility of the sleep transistors has been demonstrated in Refs. [1] [2] [3] [4] through the reduction of leakage in fabricated chips.
In the active mode, the sleep transistor is turned on to retain the functionality of the circuit. In Ref. [5] , it was shown that the sleep transistor can be approximated by a linear resistor that creates a finite voltage drop V sleep ≈ R sleep I t , where I t is the switching current through the sleep transistor. Sleep transistor sizing is one of the key issues in power gated circuits. If the sleep transistor size is overestimated, the silicon area is wasted and it also increases the switching energy. If the size is underestimated, the required performance might not be achieved due to the increased resistance to the ground. 5 In the literature, a lot of work has been done to size the sleep transistor when the circuit is in the active mode. In Ref. [6] , module based design was proposed where a single sleep transistor is used for the entire circuit. In Ref. [7] , the circuit is partitioned into clusters to minimize the maximum simultaneous switching current. Each cluster has an individual sleep transistor. In Ref. [8] , all the individual sleep transistors of Ref. [7] are wired together and the resulting mesh is called the distributed sleep transistor network (DSTN). The discharging current is shared by the sleep transistor network which reduces the size of the sleep transistor. The sizing in all the above methodologies are based on the maximum worst case switching current I peak . 8 In Ref. [9] , the sizing was improved due to an efficient vectorless estimate of the worst case switching current and timing criticality information obtained from a static timing analyzer.
In the sleep mode, the sleep transistor is turned off, and the source nodes of the gates in the functional block float, thus cutting off the leakage path to the ground. The only path that is left for the leakage current to flow is the parasitic capacitances of the transistor shown in Figure 1 . Thus the leakage current starts charging up the parasitic capacitances of the transistors as shown in Figure 2 .
When the circuit is turned on, these capacitances need to be discharged to get the circuit back to the normal mode of operation. This discharge of current causes ground bounce in the circuit shown in Figure 3 . This ground bounce might cause performance degradation or even worse, functional failures in the adjacent units. 10 The discharge of current also causes a huge surge in the power grid which might violate the reliability of the circuit.
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In contrast to the work in the active mode, there is relatively less work in the area of minimizing the ground bounce. In Ref. [10] , to reduce the ground bounce, power gating structures were proposed in which sleep transistors are turned on in a non-uniform stepwise manner. The staggered switching of the sleep transistors reduces the ground bounce, is illustrated in Figure 3 . A key observation from the figure is the tradeoff between the peak current and the time needed to switch on the circuit. In Ref. [11] , the circuit is partitioned under the constraint of maximum current drawn from the power grid when the sleep transistor is switched on. The partitioning is done using a polynomial time heuristic.
In this paper, we assume that the gate can be turned on anytime subject to the fanin and current constraints. This assumption gives more freedom to schedule gates Since the leakage path to ground is cutoff, the parasitic capacitances get charged up. This simulation data is from a parasitic node in c499 under BPTM 18 19 45 nm technology with V DD = 1 V. We see a ground bounce of 4 mA around 3 ns, the time it switched on. In the staggered switching of c499, the gates in c499 are switched on at different times starting at 3 ns so that the constraint of drawing less than 1 mA is met.
than restricting a gate to a partition as in Ref. [11] which entails switching on a partition at the beginning of every clock cycle. Thus the tradeoff is between the time taken to wakeup and the granularity of the scheduling. In this paper, we make the following contributions.
• We formulate the wakeup scheduling of sleep transistors as an exact Mixed Integer Linear Program (MILP).
• Since the resulting MILP is -hard, we propose an algorithm which is computationally tractable. This is achieved by successively relaxing the MILP to a computationally efficient LP.
• The results obtained on the ISCAS benchmarks indicate that our proposed algorithm obtains a solution which are near optimal with a speedup of 15× on average compared to the MILP. The proposed algorithm has a runtime complexity which is linear in practice.
The rest of the paper is organized as follows. Section 2 states and formulates the problem as a MILP in a mathematically rigorous fashion. The successive relaxation algorithm to solve the MILP efficiently is presented next in the Section 3. The experimental results are presented in Section 4, followed by conclusion in Section 5.
OPTIMAL FORMULATION OF WAKEUP SCHEDULING
We assume that there is a sleep transistor for each gate in the circuit. 12 Each sleep transistor is controlled by an unique wakeup signal. An illustration for the inverter chain with each inverter having an individual sleep transistor is shown in Figure 4 . The objective is to minimize the time to switch on the gates under a given current constraint of the power grid. We also assume that the gate can be turned on anytime subject to the fanin and current constraints. Problem Statement. Given a combinational circuit and a sleep transistor for each gate, minimize the time to switch on the sleep transistors under a given current constraint of the power grid.
Now we can mathematically formulate the problem. First, we define the data sets used in the model. The set G contains all the gates in the circuit. The set N is the discrete set of time points where a gate can switch. The reason why the time is discretized is described later in this section.
• g ∈ G gates: instances of gates of many driving strengths • n ∈ N time: time n indexes a discrete set N The gate switching is captured by a binary variable,
Since a gate can be turned on exactly once,
Before turning on a gate g, we must turn on all the fanin gates of g. If we turn on a gate g before its fanin gates have settled, it might lead to spurious activity leading to dissipation of more power. Also, due to the fanin constraints when we turn on a gate driving a primary output we will have valid output.
where d g i is the delay of the gate g i . In Ref. [11] , the above constraint is captured as, a gate g should lie in a partition which is turned on later than its fanins partition.
Since we are doing a fine grained scheduling, we need to a schedule a gate only after its fanins have settled down to a steady state value which explains the need for d g i , the delay of the gate g i in Eq. (3). The current dissipated at time n,
where c gn is the current dissipated by the gate g at time n. The current is a data set and hence it is oblivious to the current characterization technique used. We used FO4 load to characterize the current seen by a gate when it is switched on. The current at any given time n ∈ N should be less than the given maximum c max ,
Now we explain why the time is discrete. Suppose the time is a continuous quantity, the Eq. (3) can be written as,
where t g j is the time at which g j can switch. But this leads to a need for boolean variable in modeling the index of the current in Eq. (4). Thus we need to discretize the time points. Now that we have justified discretizing time, we will finish our formulation by modeling our objective of minimizing the number of switching time points. Let us introduce another variable z to model this,
which makes our objective, This MILP formulation results in an optimal solution for the minimum wakeup time to switch on the gates under the given fanin and current constraints. The MILP turns out to be -hard and it can be reduced from the Max-WeightedClique, 13 a known -hard problem. We propose a near optimal successive relaxation algorithm in the next section.
SUCCESSIVE RELAXATION ALGORITHM
In this section, we describe the proposed successive relaxation algorithm. The optimal MILP formulation becomes an LP if we relax the binary constraint x gn ∈ 0 1 to a continuous constraint 0 ≤ x gn ≤ 1. The key idea behind the algorithm is using this LP as a subroutine. Since we are solving an LP it is faster to solve and scales much better. During every solve of the LP, the variables x gn are guided to 0 or 1 depending upon if they are below or above the threshold respectively. The algorithm is presented in Algorithm 1.
Add a new constraint to the LP by setting the x gn above threshold to 1 8:
if the new LP is feasible then 9:
transfer the gate g from ready to scheduled 10:
for every successor gate g s of gate g do 11:
if all the fanins of g s in scheduled then 12: add gate g s to ready 13:
Remove the constraint in line 7 15:
Increase the number of switching time points N 16:
Incrementally solve the new LP 17:
guide it to threshold by narrowing the time window in which the gate can switch
To give a concise summary of the Algorithm 1, first we build and solve the LP got from relaxing the MILP model. On solving the LP model we get x gn to be a continuous value between 0 1 . The rest of code attempts to constrain it to a binary value.
The data structure scheduled contains the gates g and time index n such that x gn = 1. The data structure ready contains the gates whose fanins are in scheduled and hence ready to be scheduled now. The core of the algorithm involves bringing gates from ready to scheduled after solving the LP. The core of the algorithm can be further broken down into two cases, For a gate g ∈ ready, (1) If there exists a k, such that x gk is greater than the threshold. This case constitutes the lines 6 to 16 Algorithm 1. This is further explained in Section 3.1. (2) If there exists no k, such that x gk is greater than the threshold. This case constitutes the line 18 in Algorithm 1. This is further explained in Section 3.2.
Above Threshold
For a gate g ∈ ready, if there exists k such that x gk is greater than the threshold, we are almost close to scheduling the gate g. The value of the threshold is set to be 0.5. The value for threshold was tuned after running several experiments and 0.5 gave the best tradeoff between runtime and the optimal solution.
We force x gk = 1 and solve the constrained LP. If the LP is feasible, we have scheduled the gate g at time k. Once a gate is scheduled, we check if its successors can be added to ready. If the constrained LP is infeasible then we need to remove the constraint and increase the number of switching time points. We increase the switching time points to give the LP a chance to spread the successor gates away from this time k and give the gate g a greater chance of being scheduled here. But this case of infeasibility occurs rarely and if we have a good guess of the number of switching time points its occurrence is almost avoided.
A good starting value for the number of switching time points is obtained by multiplying the logic depth with the average delay of the gates in the library and scale it by a constant. If that value turns out infeasible, we can use the standard technique of bisection to efficiently find the lowest value which makes the LP feasible.
Below Threshold
For the gates g ∈ ready and having all their x gn below the threshold, we need to narrow the time over which they switch so that we will get atleast one k such that x gk is greater than the threshold. We illustrate this idea using an example.
To illustrate the algorithm we will use a 1-bit CLA shown in Figure 5 as our input circuit. Initially, ready contains g 0 g 1 , since they are the only gates having primary inputs as fanin. Suppose after solving the LP, we find that g 0 g 1 can be scheduled at time n = 0. Now the variables x g 0 n n=0 x g 1 n n=0 are equal to 1. All the other variables x g 0 n x g 1 n n = 0 equal 0. Observe that the variables x g 0 n x g 1 n are now reduced to constants thus reducing the problem size of the LP. Now the gates g 2 g 3 can be put in ready since all their fanins have been scheduled.
We now illustrate the concept of time narrowing which guides the LP to get atleast one k such that x gk is greater than the threshold. Let none of the x g 2 n be above the threshold. Since the only fanin of the gate g 2 is g 0 , the Eq. Figure 6(a) shows that none of the x g 2 n are above the threshold. After we constrain that g 2 to switch between 10 12 , we see that x g 2 n n=10 is above the threshold in Figure 6(b) . Another way to look at the same concept is shown in Figure 7. where a unit is 10 ps. Since g 0 is scheduled at 0 and d g 0 = 10, the Eq. (3) reduces to,
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As shown in Figure 6 , gate g 2 switching spans time units [6, 15] and x g 2 n = 0 1 n ∈ 6 15 . The Eq. We have now satisfied the Eq. (3) while having all x gn below the threshold. Another way to look at this is shown in Figure 7 . If x gn can be thought of as a probability density function (pdf), then y gn = n k=0 x gk can be thought of as the cumulative density function (cdf). The idea in this algorithm is to make the cdf as close to a step function as possible. After the first solve, the cdf looks to be a slow ramp function. To make it closer to a step function, we need to restrict the time window over which g 2 can switch. Since the delay of the fanin gate g 0 is 10 units, gate g 2 can not switch before 10. So we can set the x g 2 n = 0, n ∈ 0 9 , thus increasing the lower bound. We need to decrease the upper bound, and let us be aggressive in setting the upper bound to 12. After an incremental LP solve, we find that the cdf is sharper and it is brought out clearly in Figure 6 (b) where x g 2 n n=10 = 0 9 and is above the threshold. Another way to look at this is shown in Figure 7 (b) where the cdf has a sharper transition compared to the transition in Figure 7 (a). Now x g 2 n n=10 can be forced to 1 and the LP resolved. This process is repeated till all the gates are scheduled. It is important to notice that we intelligently guided the LP to get a x gn above the threshold by increasing the lower bound and decreasing the upper bound. Suppose this narrowing turned the problem to be infeasible, we increase the timing window till the LP is feasible again. If we again end with all the x gn to be less than the threshold in the new LP, we scale the number of switching time points and repeat the algorithm. The argument for increasing the switching time points is same as the one presented in Section 3.1.
The next section presents the results after the proposed algorithm was run on the ISCAS benchmarks 14.
EXPERIMENTAL RESULTS
The proposed relaxation algorithm has been implemented in C++ and its results are presented for various benchmark circuits. We used the CPLEX library 15 to solve our LP model. The results were obtained after running on a 32-bit SPARC dual 1 GHz processor with 2 GB RAM. The current was characterized using the BPTM 100 nm technology with V DD = 1 V. In Table I , we present the benchmarks on which our proposed algorithm was run. The table contains both the logic depth and the number of gates for a given circuit after it was mapped to our library. In Table II , we present the time to wakeup the benchmark circuit along with the runtime in seconds. The FO4 delay in 100 nm is around 45 ps. If we assume the clock period to be 15 × FO4 = 675 ps, 16 then all the circuits except c6288 can be turned on within 6 clock cycles. In Table III , we compare the results obtained from the proposed algorithm and the optimal MILP algorithm and also their runtime. For c432, c499, c880, and c1355 the proposed algorithm is optimal. For c1908 it is within 1.6% of the optimal solution. Due to prohibitive memory and runtime we could not run MILP on the bigger benchmarks. In terms of runtime, the proposed algorithm is superior in almost all the cases by atleast 15×. The results were verified by doing random HSPICE simulations on the benchmarks. In Figure 8 , we plot the runtime got by running our benchmarks against the gates ( G )× switching time points ( N ). We observe that the runtime increases linearly with G N , thus enabling the algorithm to scale well. Table I . Logic depth and gate count of the ISCAS benchmarks after mapping to our library.
Circuit
Logic depth  Gates   c432  20  168  c499  11  202  c880  24  383  c1355  23  546  c1908  41  892  c2670  32  1193  c3540  47  1701  c5315  49  2311  c6288 124 2416 
CONCLUSION AND FUTURE WORK
In this paper, we have proposed a near optimal algorithm for the wakeup scheduling of the sleep transistors. The proposed algorithm is based on the successive relaxation of the optimal MILP formulation of the wakeup scheduling. We demonstrate that across the ISCAS benchmarks our algorithm achieves a near optimal solution with a speedup of 15× on average compared to the MILP. The runtime is linear in gates ( G )× switching time points ( N ) thus enabling scaling of the algorithm. In the future, we plan to explore the formulation when the sleep transistors will be shared by many gates. One way to reuse the above algorithms is to partition the circuit into a set of supergates, 17 where supergate consists of many gates. Once we obtain this partition, we can apply the proposed Algorithm (1) to the circuit. The result obtained would be a sleep transistor for each supergate or in other words a sleep transistor which shared among several gates. The algorithmic complexity has a new component which accounts for the time to partition the circuit and generate supergates. Also, the proposed algorithm's complexity goes down since the number of supergates is always less than the number of gates.
